Center for Adavanced Microelectronics and Biomolecular Research (CAMBR)
CHIPS
University of Idaho Home Page


HOME
NEWS
TECHNOLOGY
CHIPS
PEOPLE
SYMPOSIA
LOCATION



Data Compression Chips


 CCSDS Lossless Compression Chip Set
These chips implement an enhanced Rice algorithm that performs lossless compression and decompression. The chipset implements the Consultative Committee for Space Data Systems (CCSDS) recommendation for lossless data compression. The encoder is space qualified and has been flown in over seven space missions and has been selected for use on a number of new missions.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .



 Discrete Cosine Transform with Enhancements
This 16 bit transform chip performs a Discrete Cosine Transform at a sustained data rate of 27 Megasamples/second under military specifications. It can perform both encoding and decoding and was designed for space applications. It can also be operated in an enhanced mode for improved energy concentration in the low frequency components. The chip exceeds the CCITT H.261 standard for reconstruction performance for 8 and 9 bit data. (At the present time, an accuracy standard for an algorithm that can process data at 16 bit quantization is not known.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .






 

©2003 University of Idaho. All rights reserved. Disclaimer.